This paper presents a linearisation technique which aims to cancel out the third order distortion of a CMOS triode transconductor due to the mobility reduction effect of the conversion transistors. The transconductor consist of a parallel operating voltage and current biased differential pair. It is realised in a 0.8pm CMOS process. Simulation results, obtained with state-of-the-art MOS models, show a significant deviation from the measurement results. It is shown that the third order distortion prediction of the generally used '8-model' for mobility reduction is rather poor in the triode region. If Vds is constant in the triode region, Id is linear with Vgs [ 11. In the saturation region the sum or the difference of Vgs of two transistors must be constant for a linear V to I conversion [2, 3]. According to this model the synthesised circuits have a perfectly linear transfer function. However due to second order effects the linearity of such circuits is limited. In a balanced circuit the even order distortion will cancel out, however odd order distortion will not cancel out. Especially the mobility reduction effect introduces significant third order distortion. The mobility reduction effect can be modelled by the '8-model' which is obtained by replacing I ? , by &ff in eq. 1, where:
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INTRODUCTION
MOS transconductors are widely used, for example in gm-C filters. Since these circuits are usually (la) although quite simple, eq. 2 is used in state-of-theart MOS models. The achieved linearity with known transconductor structures realised in a sub-micron process (84.4) is much lower than in an older process with a larger oxide thickness (84.05). The linearisation technique presented in this paper aims to reduce the third order distortion of a triode MOS transconductor. To reach this aim, the non-linearity due to the mobility reduction effect is taken into 0-7803-3073-0/96/$5 .OO '1996 IEEE and By putting these two configurations in parallel, the first order terms a1 . vin will add up and the third order terms will cancel out if*:
THE LINEARISATION TECHNIQUE
Using the '&model' for the triode MOS transistor and substituting: Vgs = Vgso + v , one can calculate the Taylor-series expansion of the drain current with respect to v. Evaluating eq. 5 results in:
a1 ' a 3 =(KO .vds) .
(6b)
These two expressions are identical, which means that the linearisation condition is simply met by adding the currents of a VSC and a CSC (ratio 1:l). This condition is independent of DC biasing. Moreover, if the transistors are matched the linearisation technique does not depend on the temperature and process variations. This suggest a robust linearisation technique, provided that %-model' in the triode region is valid.
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SIMULATION AND MEASUREMENT RESULTS
In order to verify the linearisation concept described above, an experimental chip was designed and fabricated in a 0.8ym nwell process. The VSC and the CSC are implemented with PMOSTs. The transconductance for both configurations is measured. It appears that the tranconductance of the VSC is concave and the transconductance of the CSC is convex, as expected from eq. 4. This holds for the entire tuning range from lops up to 70yS. In fig. 2 the simulation results, using the Philips level 9 MOS model [ 5 ] , and the measurement results are given for the VSC and CSC for Vds is 0.4V. The Vgso of the conversion MOSTs M1 through M4 is 3.5V, the threshold voltage Vt is lV, the transconductance factor KQ is equal to 100pA/V2 and 6 is about 0.3 V I . A closer look at the transconductance curves shows that the measured and simulated transconductance curves for the VSC are almost equal. However, the measured curve for the CSC is much more linear than the simulated curve. As a result, the non-linearity cancellation by adding the output currents of the VSC and CSC is disturbed in measurements, in contrast to the simulation results. The measured third order harmonic distortion HD3 of the VSC is -43dB and the HD3 of the CSC is -48dB for an input voltage of 4Vppdiff at a frequency of 1kHz. The measured HD3 of the total transconductor is -56dB this is an improvement of 8dB compared to the CSC only. However, simulations predict an improvement of about 30dB. The asymmetry of the transconductance curve results in second order distortion which is about -65dB for a Vds of 0.4V.
To be sure whether the deviation of the measured CSC is a fundamental problem or dependent on the implementation*, external high quality sources are applied instead of the on-chip sources. The third order harmonic distortion in the triode region is measured and simulated [5]. The results are shown in fig. 3 . Comparing the measurements and simulations results the following observations can be made:
1) The measured distortion of the VSC has a sharp minimum at a certain Vds value. This is the point where the third order non-linearity changes sign [6] . Below this transition point the non-linear terms of the VSC and the CSC have opposite signs, so that a cancellation can occur. This means that the proposed linearisation technique can only be used for Vds lower than about 1V (Vgs=3.5V). This is in accordance with the simulation results of the Philips level 9 model. However, often used models like Spice level 3 and BSIM models predict this transition point at a much higher Vds, close to 2) Even if the distortion terms of the VSC and the CSC have opposite signs in the triode region, their magnitude is not equal. However, the considered circuit simulators using Spice level 3, BSIM or the Philips level 9 MOS model, predict distortion of the Vdssat. [a * Note that a finite output resistance of a current source also leads to a more linear transfer function.
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CONCLUSIONS
A linearisation technique is presented aiming at cancelling third order non-linearity ' s due to mobility reduction in CMOS triode transconductors. This should be achieved by parallel operating differential pairs, one biased by a tail voltage source and one biased by a tail current source. Measurements show that the third order distortion is reduced by 8dB. In simulations significantly more non-linearity reduction is found. This is due to the poor third order distortion prediction in the triode region of the widely used '8-model' for mobility reduction.
Moreover, it also appears that current biasing of a triode MOS differential pair results in a more linear transfer function than voltage biasing. 
